

# P24C02C/P24C04C P24C08C/P24C16C

# I<sup>2</sup>C-Compatible Serial E<sup>2</sup>PROM

### **Data Sheet Rev.2.0**

# **General Description**

The P24C02C/P24C04C/P24C08C/P24C16C is 2/4/8/16-Kbit I<sup>2</sup>C-compatible Serial EEPROM (Electrically Erasable Programmable Memory) device. It contains a memory array of 256/512/1024/2048 × 8bits, which is 16 bytes per page. P24C02C/P24C04C/P24C08C/P24C16C provides the following devices for different application.


### Features

- Single Supply Voltage and High Speed Mode
  - Minimum operating voltage down to 1.7V
  - ♦ 1 MHz clock from 2.5V to 5.5V
  - ♦ 400kHz clock from 1.7V to 5.5V
- Low power CMOS technology
  - ♦ Read current 0.2mA (400kHz), typical
  - ♦ Write current 0.8mA (400kHz), typical
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Sequential & Random Read Features
- Page Write Modes, Partial Page Writes Allowed
- Write protect of the whole memory array
- Additional Write Lockable Page and 128bits Serial Number
- Self-timed Write Cycle (5ms maximum)
- High Reliability
  - ♦ Endurance: 1 Million Write Cycles
  - ♦ Data Retention: 100 Years
  - ♦ HBM: 6KV
  - ♦ Latch up Capability: +/- 200mA (25C)
- Package: PDIP-8, SOP-8, TSSOP-8, DFN-8/UDFN-8, SOT23-5, TSOT23-5, and WLCSP6

# 1. Pin Configuration

### **1.1 Pin Configuration**

### Figure 1-1 Pin Configuration



### **1.2 Pin Definition**

#### Table 1-1 Pin Definition for PDIP-8/SOP-8/TSSOP-8/DFN-8/MSOP-8 Packages

Pin	Name	Туре	Description
1	E0	Input	Slave Address Setting (only for P24C02C)
2	E1	Input	Slave Address Setting (only for P24C02C/04C)
3	E2	Input	Slave Address Setting (only for P24C02C/04C/08C)
4	Vss	Ground	Ground
5	SDA	I/O	Serial Data Input and Serial Data Output
6	SCL	Input	Serial Clock Input
7	WCB	Input	Write Control, Low Enable Write
8	V <sub>cc</sub>	Power	Power

Table 1	Table 1-2 Pin Definition for SOT23-5/TSOT23-5 Packages							
Pin	Name	Туре	Description					
1	SCL	Input	Serial Clock Input					
2	Vss	Ground	Ground					
3	SDA	I/O	Serial Data Input and Serial Data Output					
4	Vcc	Power	Power					
5	WCB	Input	Write Control, Low Enable Write					

#### Table 1-3 Pin Definition for WLCSP6 Packages

Pin	Name	Туре	Description
A1	SDA	I/O	Serial Data Input and Serial Data Output
A2	SCL	Input	Serial Clock Input
B1	Vss	Ground	Ground
B2	WCB	Input	Write Control, Low Enable Write
C1	E2	Input	Slave Address Setting
C2	Vcc	Power	Power

### **1.3 Pin Descriptions**


Serial Clock (SCL): The SCL input is used to positive-edge clock data in and negative-edge clock data out of each device.

**Serial Data (SDA):** The SDA pin is bidirectional for serial data transfer. This pin is open drain driven and may be wire-OR'ed with any number of other open-drain or open-collector devices.

**Device Addresses (E2, E1, E0):** The E2, E1 and E0 pins are device address inputs. Typically, the E2, E1 and E0 pins are for hardware addressing and a total of 8 devices can be connected on a single bus system. If these pins are left floating, the E2, E1 and E0 pins will be internally pulled down to Vss, and the corresponding device address is fixed to 0.

**Write Control (WCB):** The Write Control input, when WCB is connected directly to  $V_{cc}$ , all write operations to the memory are inhibited. When connected to Vss, allows normal write operations. If the pin is left floating, the WCB pin will be internally pulled down to Vss.

# 2. Block Diagram



#### Figure 2-1 Block Diagram

# **3. Electrical Characteristics**

#### Table 3-1 Absolute Maximum Ratings <sup>[1]</sup>

Symbol	Parameter	Min.	Max.	Units
Т <sub>stg</sub>	Storage Temperature	-65°C	150°C	°C
TA	Ambient operating temperature	-40°C	125°C	°C
Vcc	Supply Voltage	-0.5	6.25	V
Vio	Input or output range	-0.5	6.25	V
I <sub>OL</sub>	DC output current (SDA=0)	-	5	mA

Note: [1] Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### Table 3-2 Pin Capacitance <sup>[1]</sup>

Symbol	Parameter	Max.	Units	Test Condition
C <sub>I/O</sub>	Input / Output Capacitance (SDA)	8	pF	V <sub>I/O</sub> =Vss
CIN	Input Capacitance (E0, E1, E2, WCB, SCL)	6	pF	V <sub>IN</sub> =Vss

Note: [1] Test Conditions:  $T_A = 25^{\circ}C$ , F = 1MHz, Vcc = 5.0V.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
			-	5.5	V	
Vcc	Supply Voltage	1.8	-	5.5	V	
		2.5	-	5.5	V	
		-	-	1.0	uA	Vcc = 1.7V
lsb	Standby Current	-	-	2.0	uA	Vcc = 2.5V
		-	-	4.0	uA	Vcc = 5.5V
laa.	Supply Current	_	0.2	0.4	mA	Vcc=5.5V,
Icc1		-	0.2	0.4	ША	Read at 400Khz
I <sub>CC2</sub>	Supply Current	_	0.8	1.6	mA	Vcc=5.5V
ICC2	Supply Current	_	0.0	1.0		Write at 400Khz
ILI	Input Leakage Current	-	0.10	1.0	μA	$V_{IN} = V_{CC} \text{ or } Vss$
I <sub>LO</sub>	Output Leakage Current	-	0.05	1.0	μA	Vout = Vcc or Vss
VIL	Input Low Level	-0.6	-	0.3V <sub>CC</sub>	V	
Vih	Input High Level	0.7V <sub>CC</sub>	-	V <sub>CC</sub> +0.5	V	
V	Output Low Level		_	0.2	V	$L_{2} = 0.15 \text{ mA}$
V <sub>OL1</sub>	V <sub>CC</sub> = 1.7V (SDA)	-	-	0.2	v	l <sub>oL</sub> = 0.15 mA
V <sub>OL2</sub>	Output Low Level		_	0.4	V	l <sub>oL</sub> = 2.1 mA
V OL2	Vcc = 3.0V (SDA)	-	-	0.4	v	

#### Table 3-3 DC Characteristics (Unless otherwise specified, $V_{CC}$ = 1.7V to 5.5V, $T_A$ = -40°C to 125°C)

Symbol	Boromotor	1.	7≤V <sub>cc</sub> ≤5	i.5	2.	Units		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
f <sub>sc∟</sub>	Clock Frequency, SCL	-	-	400	-	-	1000	kHz
t∟ow	Clock Pulse Width Low	1.3	-	-	0.4	-	-	μs
t <sub>нібн</sub>	Clock Pulse Width High	0.6	-	-	0.4	-	-	μs
t <sub>AA</sub>	Clock Low to Data Out Valid	0.05	-	0.9	0.05	-	0.55	μs
tı	Noise Suppression Time	-	-	0.1	-	-	0.05	μs
tвuf	Time the bus must be free before a new transmission can start	1.3	-	-	0.5	-	-	μs
t <sub>hd.sta</sub>	Start Hold Time	0.6	-	-	0.25	-	-	μs
t <sub>su.sta</sub>	Start Setup Time	0.6	-	-	0.25	-	-	μs
thd.dat	Data In Hold Time	0	-	-	0	-	-	μs
tsu.dat	Data In Setup Time	0.1	-	-	0.1	-	-	μs
t <sub>R</sub>	Inputs Rise Time <sup>[1]</sup>	-	-	0.3	-	-	0.3	μs
tF	Inputs Fall Time <sup>[1]</sup>	-	-	0.3	-	-	0.1	μs
t <sub>su.sтo</sub>	Stop Setup Time	0.6	-	-	0.25	-	-	μs
t <sub>DH</sub>	Data Out Hold Time	0.05	-	-	0.05	-	-	μs
t <sub>SU.WCB</sub>	WCB pin Setup Time	1.2	-	-	0.6	-	-	μs
t <sub>но.wcв</sub>	WCB pin Hold Time	1.2	-	-	0.6	-	-	μs
twr	Write Cycle Time	-	-	5	-	-	5	ms

**Table 3-4 400KHz&1Mhz AC Characteristics** (Unless otherwise specified,  $V_{CC} = 1.7V$  to 5.5V,  $T_A = -40^{\circ}C$  to 125°C,  $C_L=100pF$ , Test Conditions are listed in Notes [2] )

Notes:[1] This parameter is ensured by characterization not 100% tested

[2] AC measurement conditions:

- $\diamond$  R<sub>L</sub> (connects to V<sub>CC</sub>): 1.3k (2.5V, 5.5V), 10k (1.7V)
- $\diamond$  Input pulse voltages: 0.3 V\_{CC} to 0.7 V\_{CC}
- ♦ Input rise and fall times: ≤50ns
- $\diamond$  Input and output timing reference voltages:  $0.5V_{CC}$

#### Table 3-5 Reliability Characteristic <sup>[1]</sup>


Symbol	Parameter	Min.	Тур.	Max.	Unit
EDR [2]	Endurance	1,000,000			Write cycles
DRET <sup>[3]</sup>	Data retention	100			Years

Notes:[1] This parameter is ensured by characterization not 100% tested


[2] Under the condition: 25°C, 3.3V, Page mode

[3] Test condition:  $T_A = 55^{\circ}C$ 

### Figure 3-1 Bus Timing



### Figure 3-2 Write Cycle Timing




Note: [1] The write cycle time twR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

### **Device Power-Up**

The EEPROM has a built-in power-on-reset circuit that initializes itself at the same time during power-on. Unsuccessful initialization may cause a malfunction. To operate the power-on-reset circuit normally, the following conditions must be satisfied to raise the power supply voltage.

When initialization is successfully completed by the power-on-reset circuit, the EEPROM enters the standby status. tVSL is the time required to initialize the EEPROM. No instructions are accepted during this time.


#### Figure 3-3 Power up Timing



#### Power Up/Down and Voltage Drop

For Power-down to Power-up operation, the VCC of EEPROM device must below VPWD for at least tPWD timing. Please check the table below for more detail.

#### Figure 3-4 Power down-up Timing




Symbol	Parameter	min	max	unit
VPWD	VCC voltage needed to below VPWD for ensuring		0.7	V
VEVU	initialization will occur		0.7	v
tPWD	The minimum duration for ensuring initialization will	300		110
	occur	300		US
tVSL	VCC(min.) to device operation	70		us
tVR	VCC Rise Time	1	500000	us/V

# 4. Device Operation

### 4.1 Data Input

The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see to Figure 4-1). Data changes during SCL high periods will indicate a start or stop condition as defined below.






### 4.2 Start Condition

A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see to Figure 4-2).

### 4.3 Stop Condition

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the P24C02C/P24C04C/P24C08C/P24C16C in a standby mode (see Figure 4-2).


Figure 4-2 Start and Stop Definition



### 4.4 Acknowledge (ACK)

All addresses and data words are serially transmitted to and from the P24C02C /P24C04C /P24C08C / P24C16C in 8-bit words. The P24C02C/P24C04C/P24C08C/P24C16C sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.

#### Figure 4-3 Output Acknowledge




#### 4.5 Standby Mode

The P24C02C/P24C04C/P24C08C/P24C16C features a low-power standby mode which is enabled: (a) after a fresh power up, (b) after receiving a STOP bit in read mode, and (c) after completing a self-time internal programming operation

### 4.6 Soft Reset

After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps: (a) Create a start condition, (b) Clock nine cycles, and (c) create another start bit followed by stop bit condition, as shown below. The device is ready for the next communication after the above steps have been completed.

#### Figure 4-4 Soft Reset



### 4.7 Device Addressing

The P24C02C/P24C04C/P24C08C/P24C16C requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see table below). The device address word consists of a mandatory one-zero sequence for the first four most-significant bits, as shown.

P24C02C/P24C04C/P24C08C/P24C16C Datas	sheet Rev.2.0
---------------------------------------	---------------

Table 4-1 D	evice Address								
Chip	Access area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Normal Area	1	0	1	0	E2	E1	E0	R/W
P24C02C	ID Page	1	0	1	1	E2	E1	E0	R/W
P240020	Lock Bit	1	0	1	1	E2	E1	E0	R/W
	Serial Number	1	0	1	1	E2	E1	E0	1
	Normal Area	1	0	1	0	E2	E1	P0	R/W
<b>D24C04C</b>	ID Page	1	0	1	1	E2	E1	Х	R/W
P24C04C	Lock Bit	1	0	1	1	E2	E1	Х	R/W
	Serial Number	1	0	1	1	E2	E1	E0 E0 E0 E0 P0 X	1
	Normal Area	1	0	1	0	E2	P1		R/W
P24C08C	ID Page	1	0	1	1	E2	Х	Х	R/W
F240000	Lock Bit	1	0	1	1	E2	Х	Х	R/W
	Serial Number	1	0	1	1	E2	Х	Х	1
	Normal Area	1	0	1	0	P2	P1	P0	R/W
D24C16C	ID Page	1	0	1	1	Х	Х	Х	R/W
P24C16C	Lock Bit	1	0	1	1	Х	Х	Х	R/W
	Serial Number	1	0	1	1	Х	Х	Х	1

#### Table 4-1 Device Address

#### Table 4-2 Word Address

Chip	Data	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P24C02C	Normal Area	A7	A6	A5	A4	A3	A2	A1	A0
	ID Page	0	0	A5	A4	A3	A2	A1	A0
F240020	Lock Bit	Х	1	Х	Х	Х	Х	Х	Х
	Serial Number	1	0	A5	A4	A3	A2	A1 A1	A0
	Normal Area	A7	A6	A5	A4	A3	A2	A1	A0
P24C04C	ID Page	0	0	A5	A4	A3	A2	A1	A0
F240040	Lock Bit	Х	1	Х	Х	Х	Х	Х	Х
	Serial Number	1	0	A5	A4	A3	A2	A1 A1 X A1 A1 A1 X A1 A1 A1 X A1 A1 A1 A1 A1 A1 X	A0
	Normal Area	A7	A6	A5	A4	A3	A2	A1	A0
P24C08C	ID Page	0	0	A5	A4	A3	A2	A1	A0
F240000	Lock Bit	Х	1	Х	Х	Х	Х	Х	Х
	Serial Number	1	0	A5	A4	A3	A2	A1 A1 X A1 A1 A1 X A1 A1 A1 X A1 A1 A1 A1 A1 A1 X	A0
	Normal Area	A7	A6	A5	A4	A3	A2	A1	A0
P24C16C	ID Page	0	0	A5	A4	A3	A2	A1	A0
F240100	Lock Bit	Х	1	Х	Х	Х	Х	Х	Х
	Serial Number	1	0	A5	A4	A3	A2	A1	A0

The E2, E1 and E0 device address bits to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The E2, E1 and E0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are floating. The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low. Upon a compare of the device address, the Chip will output a zero. If a compare is not made, the device will return to a standby state.

### 4.8 Data Security

P24C02C/P24C04C/P24C08C/P24C16C has a hardware data protection scheme that allows the user to write protect the whole memory when the WCB pin is at Vcc.


### 5. Instructions

### 5.1 Write Operations

#### 5.1.1 Byte Write

A write operation requires one 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the P24C02C/P24C04C/P24C08C/P24C16C will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the P24C02C/P24C04C/P24C08C/P24C16C will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. And then the P24C02C/P24C04C/P24C08C/P24C16C enters an internally timed write cycle, all inputs are disabled during this write cycle and the P24C02C/P24C04C/P24C04C/P24C08C/P24C08C/P24C16C will not respond until the write is complete (see Figure 5-1).


#### Figure 5-1 Byte Write



#### 5.1.2 Page Write

A page write is initiated the same as a byte write, but the master does not send a stop condition after the first data word is clocked in. Instead, after the P24C02C/P24C04C/P24C08C/P24C16C acknowledges receipt of the first data word, the master can transmit more data words. The P24C02C/P24C04C/P24C08C/P24C08C/P24C16C will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition.

#### Figure 5-2 Page Write



The lower four bits of the data word address are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 16 data words are transmitted to the P24C02C/P24C04C/P24C08C/P24C16C, the data word address will roll-over, and previous data will be overwritten. The address roll-over during write is from the last byte of the current page to the first byte of the same page.

#### 5.1.3 Acknowledge Polling

Once the internally timed write cycle has started and the P24C02C/P24C04C/P24C08C/P24C16C inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the P24C02C/P24C04C/P24C08C/P24C16C respond with a "0", allowing the read or write sequence to continue.

#### 5.1.4 Write Identification Page

The Identification Page (16 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- Address bits A5~A4 are don't care while address bit A7~A6 which must be '00'.

• Address bits A3~A0 define the byte address inside the Identification page. If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoACK).

#### 5.1.5 Lock Identification Page

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- Device type identifier = 1011b
- Address bit A6 must be '1'; all other address bits are don't care
- The data byte must be equal to the binary value xxxx xx1x, where x is don't care

### **5.2 Read Operations**


Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: Current Address Read; Random Address Read and Sequential Read.

#### 5.2.1 Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll-over during read is from the last byte of the last memory page to the first byte of the first page.

Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the P24C02C/P24C04C/P24C08C/P24C16C, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 5-3).


#### Figure 5-3 Current Address Read



#### 5.2.2 Random Read


A Random Read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the P24C02C/P24C04C/P24C08C/P24C16C, the microcontroller must generate another start condition. The microcontroller now initiates a Current Address Read by sending a device address with the read/write select bit high. The P24C02C/P24C04C/P24C08C/P24C16C acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 5-4).

#### Figure 5-4 Random Read



#### 5.2.3 Sequential Read

Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After the microcontroller receives a data word, it responds with acknowledge. As long as the P24C02C/P24C04C/P24C08C/P24C16C receives acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll-over and the Sequential Read will continue. The Sequential Read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 5-5)




#### Figure 5-5 Sequential Read

#### 5.2.4 Read Identification Page

The Identification Page (16 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. The Identification Page can be read by Read Identification Page instruction which uses the same protocol and format as the Read Command (from memory array) with device type identifier defined as 1011b. The MSB address bits A7~A6 must be '00' while A5~A4 are don't care, and the LSB address bits A3~A0 define the byte address inside the Identification Page. The number of bytes to read in the ID page must not exceed the page boundary (e.g. when reading the Identification Page from location 10d, the number of bytes should be less than or equal to 6, as the ID page boundary is 16 bytes).

#### 5.2.5 Read the Lock Status

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device. The device returns an acknowledge bit if the Identification page is unlocked, otherwise a NoACK bit if the Identification page is locked.





#### 5.2.6 Serial Number Read

The Identification Page (16 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode.


Reading the serial number is similar to the sequential read sequence but requires use of the device address seen in Table 4-1, a dummy write, and the use of a specific word address. The entire 128-bit value must be read from the starting address of the serial number block to guarantee a unique number.

Since the address pointer of the device is shared between the regular EEPROM array and the serial number block, a dummy write sequence, as part of a Random Read or Sequential Read protocol, should be performed to ensure the address pointer is set to zero. A Current Address Read of the serial number block is supported but if the previous operation was to the EEPROM array, the address pointer will retain the last location accessed, incremented by one. Reading the serial number from a location other than the first address of the block will not result in a unique serial number.

Additionally, the word address contains a '10' sequence in bit A7 and A6 of the word address, regardless of the intended address as depicted in Table 4-2. If a word address other than '10' is used, then the device will output undefined data.

Example: If the application desires to read the first byte of the serial number, the word address input would need to be 80h.

When the end of the 128-bit serial number is reached (16 bytes of data), continued reading of the extended memory region will result in repeated serial number data readout for the data word address will roll-over back to the beginning of the 128-bit serial number. The Serial Number Read operation is terminated when the microcontroller does not respond with a zero (ACK) and instead issues a Stop condition (see Figure 5-7)



### Figure 5-7 Serial Number Read

# 6. Ordering Code Detail


Example:

	<u>P</u>	24	<u>4 C (</u>	<u>)4</u> (	C – <u>S</u>	<u>SS</u> I	<u>  – [</u>	<u>I N</u>	T
Company Designator									
P = Puya Semiconductor									
Product Series Name			]						
24C = I2C-compatible Interface EEPROM									
Device Density									
02 = 2K bit									
04 = 4K bit									
08 = 8K bit									
16 =16K bit									
Device Reversion									
C = Version C					-				
Package Option									
DP: PDIP									
SS: SOP									
TS: TSSOP									
DN: DFN									
ST: SOT23-5 TO: TSOT23-5									
C6: WLCSP6									
Plating Technology							J		
H: RoHS Compliant, Halogen-free, Antimony-free									
Operation Voltage									
M: 1.7~5.5V									
N: 1.8~5.5V									
D: 2.5~5.5V									
Device Grade									
l: -40~85C									
K: -40~105C									
E: -40~105C									
Shipping Carrier Option									
W: WAFER									Г


W: WAFER T: TUBE R: TAPE & REEL 

# 7. Package information


### 7.1 8-lead PDIP




### 7.2 8-lead SOP




### 7.3 8-lead TSSOP




## 7.4 SOT23-5L




### 7.5 TSOT23-5L




### 7.6 8-lead UDFN




### 7.7 WLCSP6





### 7.8 8-lead MSOP



# 8. Revision History

Version	Content	Date
Rev 0.1	Initial Release	2015-06-01
Rev 0.5	Exclude 32K from the datasheet	2015-09-25
Rev 1.0	Add P24C02C to the datasheet Add UDFN to the package list	2016-03-31
Rev 1.1	Add SOT23-5 to the package list	2016-05-31
Rev 1.2	Add ESD feature	2016-06-18
Rev 1.3	Update Package POD	2016-09-13
Rev 1.4	Add 6-Ball WLCSP to the package list	2016-09-28
Rev 1.5	<ul> <li>1) Correct 5.2.6 Read Serial Number command word address from 0800H to 80H</li> <li>2) Correct 5.2.6 about the read out data description for address out siding the 16 bytes</li> </ul>	2017-03-27
Rev 1.6	Add 8-lead MSOP to the package list	2019-01-22
Rev 1.7	Add Table3-3 100Khz AC Characteristics	2019-07-18
Rev 1.8	Update SOT23-5/TSOT23-5 package	2020-04-23
Rev 1.9	Update item 1.2/3/5.2/7 descriptions	2020-12-09
Rev 1.10	<ol> <li>Add Table 3-1</li> <li>Update Table 3-5 and Figure 3-1</li> <li>Delete 'Device Selection Table' of 'General Description'</li> </ol>	2021-06-30
Rev 1.11	<ul> <li>1) Add 'Device Power-Up' and 'Power Up/Down and Voltage Drop'</li> <li>2) Update "400kHz clock from 1.7V to 2.5V" to "400kHz clock from</li> <li>1.7V to 5.5V" in Feature; Update "1.7≤VCC≤2.5" to "1.7≤VCC≤</li> <li>5.5" of 400 kHz in Table 3-4</li> </ul>	2021-09-06
Rev 2.0	Update Package information	2022-01-07



### **IMPORTANT NOTICE**

Puya Semiconductor reserves the right to make changes without further notice to any products or specifications herein. Puya Semiconductor does not assume any responsibility for use of any its products for any particular purpose, nor does Puya Semiconductor assume any liability arising out of the application or use of any its products or circuits. Puya Semiconductor does not convey any license under its patent rights or other rights nor the rights of others.